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(57) ABSTRACT 
Embodiments of the invention may provide for an LC quadra-
ture oscillator that includes two LC oscillators that are cross-
coupled with each other to generate I/Q clock signals and a 
phase and amplitude mismatch compensator. The phase and 
amplitude mismatch detector may include an amplitude mis-
match detector, a transconductor, and a capacitor for compen-
sating for both phase and amplitude mismatches between I/Q 
clock signals generated in the LC quadrature oscillator. 
16 Claims, 6 Drawing Sheets 
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LC QUADRATURE OSCILLATOR HAVING 
PHASE AND AMPLITUDE MISMATCH 
COMPENSATOR 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
Embodiments of the invention relate generally to an LC 
quadrature oscillator, and more particularly, to a phase and 
amplitude mismatch compensator that compensates for phase 1 o 
and amplitude mismatches between I/Q clock signals gener-
ated by the LC quadrature oscillator. 
2. Description of the Related Art 
In general, an LC quadrature oscillator includes two LC 
oscillators that are cross-coupled with each other to generate 15 
I/Q clock signals. During operation of the LC quadrature 
oscillator, there are LC mismatches (e.g., inductance and/or 
capacitance mismatches) between the two LC oscillators 
such the I/Q clock signals generated in the LC quadrature 
h 20 oscillator have phase and amplitude mismatches. These p ase 
and amplitude mismatches between the I/Q clock signals 
generated in the LC quadrature oscillator can degrade the 
system performance when the LC quadrature oscillator is 
used in a clock and data recovery (CDR) circuit or an image 
reject receiver that requires exact I/Q clock signals for signal 25 
processing. For example, the phase and amplitude mis-
matches between the I/Q clock signals can increase a bit-error 
rate (BER) of a CDR circuit and reduce an image rejection 
ratio (IRR) of an image reject receiver. Therefore, there is a 
30 
need for an accurate phase and amplitude mismatch compen-
sator for an LC quadrature oscillator. 
SUMMARY OF THE INVENTION 
2 
FIG. 1 provides an example block diagram of an LC 
quadrature oscillator having a phase and amplitude mismatch 
compensator, according to an example embodiment of the 
invention. 
FIG. 2A provides an example block diagram of an illustra-
tive amplitude mismatch detector, according to an example 
embodiment of the invention. 
FIG. 2B provides an example circuit diagram of an illus-
trative rectifier, according to an example embodiment of the 
invention. 
FIG. 3 provides an example circuit diagram of an illustra-
tive LC oscillator, according to an example embodiment of 
the invention. 
FIG. 4 provides simulated waveforms of an LC quadrature 
oscillator in which a phase and amplitude mismatch compen-
sator is not utilized, according to an example embodiment of 
the invention. 
FIG. 5 provides simulated waveforms of an LC quadrature 
oscillator in which a phase and amplitude mismatch compen-
sator is utilized, according to an example embodiment of the 
invention. 
DETAILED DESCRIPTION OF THE INVENTION 
Embodiments of the present invention now will be 
described more fully hereinafter with reference to the accom-
panying drawings, in which some, but not all embodiments of 
the invention are shown. Indeed, these inventions may be 
embodied in many different forms and should not be con-
strued as limited to the embodiments set forth herein; rather, 
these embodiments are provided so that this disclosure will 
satisfy applicable legal requirements. Like numbers refer to 
like elements throughout. 
FIG. 1 is a block diagram illustrating an example LC 
According to an example embodiment of the invention, 
there is an LC quadrature oscillator. The LC quadrature oscil-
lator may include a first LC oscillator that generates at least 
one first clock signal, a second LC oscillator that generates at 
least one second clock signal, where the at least one first and 
second clock signals form I/Q clock signals, and a mismatch 
compensator that compensates for phase and amplitude mis-
matches of the I/Q clock signals, wherein the mismatch com-
pensator includes an amplitude mismatch detector. 
35 quadrature oscillator 100, according to an example embodi-
ment of the invention. In particular, the LC quadrature oscil-
lator 100 may include a first LC voltage controlled oscillator 
(VCO) 110 and a second LC voltage controlled oscillator 120 
that are cross-coupled to each other in order to generate clock 
According to another example embodiment of the inven-
tion, there is a mismatch compensation method. The method 
may include generating at least one first clock signal using a 
first LC oscillator, generating at least one second clock signal 
using a second LC oscillator, where the at least one first and 
second clock signals form I/Q clock signals, and compensat-
ing for phase and amplitude mismatches of the I/Q clock 
signals using a mismatch compensator that includes an ampli-
tude mismatch detector. 
40 signals such as I/Q clock signals (e.g., two ofCLKO, CLK90, 
CLK180, CLK270) that are 90 degrees out of phase from 
each other. According to an example embodiment of the 
invention, the first LC oscillator 110 may generate the Q clock 
signals (CLK90, CLK270) while the second LC oscillator 
45 120 may generate the I clock signals (CLKO, CLK180). With 
respect to the cross-coupling, the Q clock signals (CLK90, 
CLK270) generated by LC oscillator 110 may be provided as 
an input to the LC oscillator 120. Likewise, the I clock signals 
(CLKO, CLK180) generated by the LC oscillator 120 may be 
50 provided as an input to the LC oscillator 110. The LC quadra-
ture oscillator 100 may also include a phase and amplitude 
mismatch compensator 125 that detects and compensates for 
phase and amplitude mismatches between the I/Q clock sig-
nals generated in the two LC oscillators 110, 120. 
Still referring to FIG. 1, the phase and amplitude mismatch 
compensator 125 may be comprised of an amplitude mis-
match detector 130, a transconductor 140 in communication 
with the amplitude mismatch detector 130, and a capacitor 
150 in communication with the output of the transconductor 
According to yet another example embodiment of the 
invention, there is a system. The system may include a first 55 
LC oscillator that generates at least one first clock signal, a 
second LC oscillator that generates at least one second clock 
signal, where the at least one first and second clock signals 
form I/Q clock signals, and means for compensating for phase 
and amplitude mismatches associated with the I/Q clock sig-
nals. 
60 140. The amplitude mismatch detector 130 may be operative 
to detect amplitudes of the I/Q clock signals generated by the 
two LC oscillators 110, 120. The amplitude mismatch detec-
tor 130 may output the detected amplitudes 135a, 135b of the 
I/Q clock signals to the transconductor 140. The transconduc-
BRIEF DESCRIPTION OF THE DRAWINGS 
Having thus described the invention in general terms, ref-
erence will now be made to the accompanying drawings, 
which are not necessarily drawn to scale, and wherein: 
65 tor 140 may be operative to determine a difference between 
the detected amplitudes 135a, 135b of the I/Q clock signals 
and output a current signal representing the determined dif-
US 7,595,700 B2 
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ference. The capacitor 150 may be operative to convert the 
current signal received from the transconductor 140 into a 
voltage signal 145, which may be provided to the second LC 
oscillator 120 of the two LC oscillators 110, 120. As will be 
described in further detail below, the voltage signal 145 may 5 
be utilized in configuring or adjusting an operation of the LC 
oscillator 120 so that LC mismatches between the LC oscil-
lators 110, 120 may be compensated for. In an alternative 
embodiment of the invention, the voltage signal 145 may 
alternatively or additionally be provided to the first LC oscil-
lator 110 of the two oscillators 110, 120. 
10 
It will be also be appreciated that according to an example 
embodiment of the invention, the phase and amplitude mis-
match compensator 125 may utilize an amplitude mismatch 
detector 13 0, but no phase mismatch detector associated with 15 
phase detections, for use in detecting and compensating for 
phase and amplitude mismatch of the I/Q clock signals gen-
erated by the LC quadrature oscillators 110, 120. According 
to an example embodiment of the invention, the phase and 
amplitude mismatch compensator 125 may have an accurate 20 
phase resolution because the amplitude mismatch detector 
130 may not need a much higher bandwidth than the oscilla-
tion frequency of I/Q clock signals to detect an amplitude 
mismatch. Simplified equations (1) and (2) below illustrate 
phase and amplitude mismatches versus LC mismatches 25 
between two LC oscillators which are cross-coupled with 
each other. 
RC Eq. 
sinB = al Llw 
(1) 30 
2RC Eq. (2) 
Ll.V = -Ll.w(l -y) 
a: 
35 
4 
FIG. 2A illustrates a block diagram of an amplitude mis-
match detector 130 according to the present invention. The 
amplitude mismatch detector 130 may include a first rectifier 
231 and a second rectifier 232. The first rectifier 231 may 
receive the I-clock signals CLKO and CLK180, and deter-
mine the resulting I-clock amplitude signal OUT _I 233. Like-
wise, the second rectifier 232 may receive the Q-clock signals 
CLK90 and CLK270, and determine the resulting Q-clock 
amplitude signal OUT_Q 234. 
FIG. 2B illustrates an example circuit diagram of a rectifier 
231 according to an example embodiment of the invention. 
The rectifier 231 may include transistors Ml 240, M2 241, 
and M3 242. The transistor Ml 240 may include a source 
240a, a drain 240b, and a gate 240c. The transistor M2 241 
may include a source 24la, a drain 24lb, and a gate 24lc. The 
transistor M3 243 may include a source 243a, a drain 243b, 
and a gate 243c. As shown in FIG. 2B, the source 240a of 
transistor Ml 240 may be connected to the source 24la of 
transistor M2 241. Likewise, the drain 240b of transistor Ml 
240 may be connected to the drain 24lb of transistor M2 241. 
Additionally, the drain 242b of transistor M3 242 may be 
connected to the sources 240a, 24la of respective transistors 
Ml 240 and M2 241. The output port OUT_I 233 of the 
rectifier 231 may be provided between the drain 242b of 
transistor M3 242 and the sources 240a, 24la of respective 
transistors Ml 240 and M2 241, according to an example 
embodiment of the invention. 
Still referring to FIG. 2B, the rectifier 231 may also include 
a resistor Rl 245 and a capacitor Cl 247 that is connected to 
the gate 240c of transistor Ml 240. Likewise, a resistor R2 
246 anda capacitorC2 248 maybe connected to the gate24lc 
of transistor M2 241. According to an embodiment of the 
invention, the capacitors Cl 247, C2 248 may perform DC 
blocking while the resistors Rl 245, E2 246 may provide DC 
bias to the respective transistors Ml 240, M2 241. It will be 
appreciated that while FIG. 2B illustrates an example block 
diagram of rectifier 231, the block diagram is also applicable 
to rectifier 232 as well. For example, the block diagram of 
In equations (1) and (2), ll V is amplitude mismatch of the 
I/Q clock signals, 8 is phase mismatch of the I/Q clock sig-
nals, R is resistance of an LC tank of an LC oscillator 110, 
120, a is the ratio of coupling transconductance versus nega-
tive transconductance in the LC quadrature oscillator 100, llw 
is the difference between self oscillation frequencies of two 
LC oscillators 110, 120 which are cross-coupled with each 
other, and parametery indicates ifthe LC quadrature oscilla-
40 FIG. 2B may be alternately illustrated as accepting clock 
signals CLK90 and CLK270 instead of clock signals CLKO 
and CLK 180. Indeed, other variations to the block diagram of 
FIG. 28 are available without departing from example 
embodiments of rectifiers. tor 100 is operating in a current-limited regime or voltage-
limited regime. A parameter y of 1 indicates that the LC 45 
quadrature oscillator 100 is operating in a voltage-limited 
regime while a parametery ofO indicates that the LC quadra-
ture oscillator 100 operates in current-limited regime. Con-
sequently, theparametery is a value between 0 and I.Accord-
ing to an embodiment of the invention, the phase and 50 
amplitude mismatch compensator 125 may operate most 
effectively when the parameter y is 0-that is, when the LC 
quadrature oscillator 100 is operating in a current-limited 
regime. 
As shown in equations (1) and (2), the amplitude mismatch 
ll V and the phase mismatch 8 have an approximately linear 
relationship with each other. According to an example 
embodiment of the invention, based upon this approximately 
linear relationship, the LC quadrature oscillator 100 may 
utilize an amplitude mismatch detector 130 with no a phase 
mismatch detector to detect both phase and amplitude mis-
matches of the I/Q clock signals of the two LC oscillators 110, 
120. Indeed, based upon this approximately linear relation-
ship, a correction of amplitude errors based upon the ampli-
tude mismatch detector 130 may likewise correct for phase 
errors as well, according to an example embodiment of the 
invention. 
FIG. 3 is an example circuit diagram of an illustrative an 
LC oscillator 120, according to an embodiment of the inven-
tion. The LC oscillator 120 may include a plurality of variable 
capacitors, including a main varactor Cll 302 and a compen-
sating varactor Cl2 304. The capacitance of main varactor 
Cll 302 may be configured according to frequency voltage 
V FREQ· Likewise, the capacitance of compensating varactor 
Cl2 304 may be configured according to control voltage 
V crRL received from the a phase and amplitude mismatch 
compensator 125. The main varactor Cll 302 may be opera-
55 tive in controlling the oscillating frequency of each LC oscil-
lator 110, 120. The compensating varactor Cl2 304 may be 
operative to compensate for LC mismatches between two LC 
oscillators 110, 120 that are cross-coupled with each other. 
According to an example embodiment of the invention, the 
60 size of the compensating varactor Cl2 304 may be adjusted or 
configured to be relatively smaller than the size of the main 
varactor Cll 302 but also large enough to cover the range of 
LC mismatches to be compensated. For an example, if LC 
mismatches are to be compensated 1 %, the size of the com-
65 pensating varactor C 12 may be designed to be 1 % of the total 
size of the main varactor Cll 302 and the compensating 
varactor Cl2. 
US 7,595,700 B2 
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Still referring to FIG. 3, the LC oscillator 120 may also 
include transistors Mll 311, M12 312, M13 313, M14 314, 
and M15 315. Transistor Mll 311 may include a source 3 lla, 
a drain 311b, and a gate 311c. Transistor M12 312 may 
include a source 312a, a drain 312b, and a gate 312c. Tran-
sistor M13 313 may include a source 313a, a drain 313b, and 
a gate 313c. Likewise, transistor M14 314 may include a 
source 314a, a drain 314b, and a gate 314c. Similarly, tran-
sistor M15 315 may include a source 315a, a drain 315b, and 
a gate 315c. 
In FIG. 3, the source 311a of transistor Mll 311 may be 
connected to the source 312a of transistor M12 312. The drain 
10 
3 llb of transistor Mll 311 may also be connected to the drain 
312b of transistor M12 312. Likewise, the source 313a of 
transistor M13 313 may be connected to the source 314a of 15 
transistor M14 314. The drain 314b of transistor M14 314 
may also be connected to the drain 314b of transistor M14 
314. Additionally, a drain 315b of transistor M15 315 may be 
connected to the sources 311a, 312a, 313a, and 314a of 
respective transistors Mll 311, M12 312, M13 313, andM14 20 
314. 
As shown in FIG. 3, a first input port IN+ (e.g., CLK90) 
may be provided at the gate 311c of transistor Mll 311 while 
a second input port IN- (e.g., CLK270) may be provided at 
the gate 314c of transistor 314. In addition, a first output port 25 
OUT- (e.g., CLKO) shared by the varactors Cll 302, C12 
304 may be connected to an inductor Lll 322, drains 311b, 
312b, and gate 313c. A second output port OUT+ (e.g., 
CLK180) shared by the varactors Cll 302, C12 304 may be 
connected to an inductor L12 320, drains 313b, 314b, and 30 
gate 312c. 
It will be appreciated that while FIG. 3 illustrates an 
example block diagram of an illustrative LC oscillator 120, 
the block diagram is also applicable to the LC oscillator 110 
as well. It will be appreciated that variations of the block 35 
diagram of FIG. 3 are available without departing from 
example embodiments of the invention. 
FIG. 4 illustrates simulated waveforms for I/Q clock sig-
nals CLKO, CLK90 and a control voltage V crRL signal 145 
for configuring or adjusting an operation of the LC oscillator 40 
120 in an LC quadrature oscillator 100 when a phase and 
amplitude mismatch compensator 125 is not utilized, accord-
ing to an example embodiment of the invention. As shown in 
a FIG. 4, when an LC mismatch is added and the phase and 
amplitude mismatch compensator 125 is not utilized, the 45 
amplitude and phase mismatches in the I/Q clock signals are 
present due to LC mismatches in between the LC oscillators 
110, 120. By contrast, FIG. 5 illustrates simulated waveforms 
for I/Q clock signals CLKO, CLK90 and control voltage 
V crRL signal 145 in an LC quadrature oscillator 100 when the 50 
phase and amplitude mismatch compensator 125 is utilized, 
according to an example embodiment of the invention. As 
shown in FIG. 5, when the LC mismatch is added and the 
phase and amplitude mismatch compensator 125 is utilized, 
the amplitude and phase mismatches in the I/Q clock signals 55 
are substantially eliminated.Accordingly, in FIG. 5, the phase 
and amplitude mismatch compensator 125 is operative to 
remove LC mismatches between the two LC oscillators 110, 
120. 
Many modifications and other embodiments of the inven- 60 
tions set forth herein will come to mind to one skilled in the art 
to which these inventions pertain having the benefit of the 
teachings presented in the foregoing descriptions and the 
associated drawings. Therefore, it is to be understood that the 
inventions are not to be limited to the specific embodiments 65 
disclosed and that modifications and other embodiments are 
intended to be included within the scope of the appended 
6 
claims.Although specific terms are employed herein, they are 
used in a generic and descriptive sense only and not for 
purposes of limitation. 
What is claimed is: 
1. An LC quadrature oscillator, comprising: 
a first LC oscillator that generates at least one first clock 
signal; 
a second LC oscillator that generates at least one second 
clock signal, wherein the at least one first and second 
clock signals form I/Q clock signals; and 
a mismatch compensator that compensates for phase and 
amplitude mismatches of the I/Q clock signals, wherein 
the mismatch compensator includes: 
an amplitude mismatch detector that detects a first 
amplitude associated with the at least one first clock 
signal and a second amplitude associated with the at 
least one second clock signal, 
a transconductor that receives the detected first and sec-
ond amplitudes and generates a current signal that 
represents a difference between the first and second 
amplitudes, and 
a capacitor that converts the current signal received from 
the transconductor into a voltage signal, wherein the 
voltage signal is provided to configure an operation of 
the second LC oscillator. 
2. The LC quadrature oscillator of claim 1, wherein the first 
oscillator and the second oscillator are cross-coupled to each 
other. 
3. The LC quadrature oscillator of claim 2, wherein the first 
oscillator and the second oscillator are cross-coupled to each 
other by providing the first clock signal as a first input to the 
second oscillator and by providing the second clock signal as 
a second input to the first oscillator. 
4. The LC quadrature oscillator of claim 1, wherein the 
amplitude mismatch detector includes at least one rectifier. 
5. The LC quadrature oscillator of claim 4, wherein the at 
least one rectifier includes: 
a first transistor having a first source and a first drain; 
a second transistor having a second source and a second 
drain, wherein the first source and the second source are 
electrically connected and the first drain and the second 
drain are electrically connected; and 
a third transistor having a third source and a third drain, 
wherein the third drain is electrically connected to the 
first source and the second source. 
6. The LC quadrature oscillator of claim 5, wherein the first 
transistor further includes a first gate, wherein the second 
transistor further includes a second gate, and wherein the at 
least one rectifier includes: 
a first resistor and a first capacitor electrically connected to 
the first gate; and 
a second resistor and a second capacitor electrically con-
nected to the second gate. 
7. The LC quadrature oscillator of claim 1, wherein the 
second LC oscillator includes: 
a first varactor for controlling an oscillating frequency of 
the second LC oscillator; 
a second varactor for compensating one or both of induc-
tance (L) and capacitance (C) mismatches between the 
first LC oscillator and the second LC oscillator. 
8. The LC quadrature oscillator of claim 7, wherein the 
second varactor is configured based upon the voltage signal 
generated by the mismatch compensator. 
9. A mismatch compensation method, comprising: 
generating at least one first clock signal using a first LC 
oscillator; 
US 7,595,700 B2 
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generating at least one second clock signal using a second 
LC oscillator, wherein the at least one first and second 
clock signals form I/Q clock signals; and 
compensating for phase and amplitude mismatches of the 
I/Q clock signals using a mismatch compensator that 
includes an amplitude mismatch detector, wherein com-
pensating for phase and amplitude mismatches includes: 
the amplitude mismatch detector detecting a first ampli-
tude associated with the at least one first clock signal 
and a second amplitude associated with the at least 10 
one second clock signal, 
receiving the detected first and second amplitudes by a 
transconductor, 
generating, by the transconductor, a current signal that 15 
represents a difference between the detected first and 
second amplitudes, 
8 
13. The method of claim 12, wherein the at least one 
rectifier includes: 
a first transistor having a first source and a first drain; 
a second transistor having a second source and a second 
drain, wherein the first source and the second source are 
electrically connected and the first drain and the second 
drain are electrically connected; and 
a third transistor having a third source and a third drain, 
wherein the third drain is electrically connected to the 
first source and the second source. 
14. The method of claim 13, wherein the first transistor 
further includes a first gate, wherein the second transistor 
further includes a second gate, and wherein the at least one 
rectifier includes: 
a first resistor and a first capacitor electrically connected to 
the first gate; and 
a second resistor and a second capacitor electrically con-
nected to the second gate. converting the current signal into a voltage signal, and 
configuring an operation of the second LC oscillator 
based upon the voltage signal. 
15. The method of claim 9, wherein the second LC oscil-
20 lator includes: 
10. The method of claim 9, wherein the at least one first and 
second clock signals are generated using first and second LC 
oscillators that are cross-coupled to each other. 
11. The method of claim 10, wherein the first oscillator and 
the second oscillator are cross-coupled to each other by pro- 25 
viding the first clock signal as a first input to the second 
oscillator and by providing the second clock signal as a sec-
ond input to the first oscillator. 
12. The method of claim 9, wherein the amplitude mis-
match detector includes at least one rectifier. 
a first varactor for controlling an oscillating frequency of 
the second LC oscillator; 
a second varactor for compensating one or both of induc-
tance (L) and capacitance (C) mismatches between the 
first LC oscillator and the second LC oscillator. 
16. The method of claim 15, wherein compensating for 
phase and amplitude mismatches includes the mismatch com-
pensator generating the voltage signal that is utilized in con-
figuring the second varactor. 
* * * * * 
